
Equipment Diagrams
CONTROL DATA 8092 **TELEPROGRAMMER** 

REVISION NUMBER	NOTES ,									
368 109 01	(4-15-65) Includes ECO's 1163, 1198, 1268, 1334, 1354, 1402, 1403, 1411, 1431, 1470, 1505, and 1585.									
201 107 006	(8-18-66) THELHOES FOO NUMBERS 2041 AND 2085. ENTERED 6 FER 67 BAR									
•										
•										
· · · · · · · · · · · · · · · · · · ·										
	•									


## TABLE OF CONTENTS

Page	Title	Drawing Number	Page	Title	Drawing Number
1	Block Diagram	364038	12	Register - S & S'	364160
2	Main Control	360426	13	Storage Translators	360431
3	Main Timing	364156	14	Typical Storage Circuits	360442
4	Registers, F & F' & Translators	360449	15	Register - Tag 1, 2, & 3	. 360433
5	Function Translators	360427	16	Input/Output Control	360425
6	R & Q Inverters	360428	17	Interrupt	360434
7	Register - A <sup>1</sup>	364157	18	Buffer Controls	360447
8	Registers - A & O	360429	1.9	Registers - BFR, BXR, BER	360432
9	Registers - Z	364158	20	Control Console	360437
10	Registers - P & P1	360430	21	Power Supply - 8606A	364071
11	Register - PSR	364159	22	Cabling & AC - DC Dist.	360441
	E 2 2 2 2 2	4 8092 Display 5 8092 Display	47032300, 47032300,	No. sheet 1 of 4 sheet 2 of 4 sheet 3 of 4 sheet 4 of 4	

SINGLE INVERTER - A single inverter inverts input signals so that a "1" input results in a "0" output and a "0" input results in a "1" output. Inputs to symbols are identified by arrowheads.




FLIP FLOP (FF) - The flip flop is a storage device with two stable states, designated "1" or Set, and "0" or Clear. It is composed of two inter-connected inverters; the logical symbol (figure A) is a square formed by the combination of the two single inverter symbols. By convention, "1" (or Set) inputs and outputs are shown with the upper part of the symbol and "0" (or Clear) inputs and outputs are shown with the lower part of the symbol. This diagrammatic convention simplifies the actual interconnection of the two inverters as shown in figure B.




CONTROL DELAY - A control delay consists of an H--- part, which receives the input, and a V--- or N--- part, which provides the output. The output is a clocked pulse which is delayed with respect to the input pulse by one phase time of the clock (0.2 microsecond). Conventions which apply to control delays are:

- Clock pulse inputs to control delays are not shown on the diagrams and must be obtained from the equation file.
- The logical number designation indicates the clock phase of the output signal. An odd number indicates an odd clock phase; an even number indicates an even clock phase.
- The time scales shown on all sequence diagrams are in 0.2 microsecond (1 clock phase time) intervals.



CAPACITIVE DELAY - A capacitive delay is used in an AND configuration to delay the "1" input to a logic element. The capacitor is shown with the curved (negative) plate adjoining the AND symbol. A small box shows the equation file symbol assigned to that delay, the duration of the delay, and the coordinate jack and pin number where physical connection to the capacitor(s) is made.



## SYMBOLICAL REPRESENTATION OF TYPICAL EQUATIONS


X504 = V001 X503 31 003A: 1554: 1593: X505 = V903 X502

31 003C; 1592: 1553

X502 = V903 X513 X500 + 1550 1551 V025 X500

32 002A: X513: X505:


X503 = 1580 + J007 V004 32 002C: 1590: X504




JACK ASSIGNMENTS - The jack assignments of the printed circuit cards associated with each logic symbol appear near the logical designation on the diagram. Jack assignments indicate the physical location of a printed circuit card.


Plug-in cards are designed with from one to four circuits, denoted by the letters A, B, C, or D. The omission of the circuit letter denotes a one circuit card. Two circuit inverter cards are labeled (top circuit, as card is viewed in the chassis connector) and C. Three circuit input (M---) and output (L---) amplifiers are labeled A, B, and C.


Single flip flop cards are not identified by circuit, but it is understood that the even-numbered inverter is associated with circuit A, the odd-numbered inverter with circuit C.





KEY TO SYMBOLS USED ON LOGIC DIAGRAMS





















































ľ







SETUDINCE BRANGES

COMPONENTS INVALES CONTROL DATA CORPORATION

COMPONENTS INVALES CONTROL DATA CORPORATION

I D P DIVISION

RESITIONS

CAMPONENTS INVALES CONTROL BASE


FROMET OF PRODUCT


TITLE


SCHEMATIC, POWER SUPPLY—

MODEL 8606-A

AMM 21







Z. DOTTED LINES SHOW CONNECTIONS WITHIN A CONNECTOR OR COMPONENT.

I. KEY LOCK SWITCH KLS IS SHOWN IN NON-LOCK RUN POSITION.

KLS IS ALSO SHOWN AS VIEWED FROM FRONT OF PANEL.

NOTES:

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS: DECIMALS: ANGLES:  # # # # # # # # # # # # # # # # # # #	CEDAR ENGINEERING DIVISION DIGITAL DIGITA DIGITA DIGITA DIGITAL DIGITA		SCHEMATIC DIAGRAM 8092 DISPLAY					
MATERIAL	PRODUCT	8092 DIS	V1364		SIZE	DRAWING	<b>1</b>	EV.
FINISH	CHECKED ENGINEER APPROVED	V. Hilgar	11-13-64 11-13-64		C	470323	00	B
	AFFRUIED			SCALE			SMEET   OF	4

